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Abstract 
During grid-connected operation mode of microgrids, since the 
main grid provides a large short-circuit current to the fault 
point, the protection can be performed by the conventional 
protective devices, but in islanded mode, fault currents are 
drastically lower than those of grid-connected mode. Hence, 
employment of traditional overcurrent-based protective 
devices in micro-grids is no longer valid and some alternative 
protection schemes should be developed. This paper presents a 
micro-grid protection scheme based on positive-sequence 
component using Phasor Measurement Units (PMUs) and a 
Central Protection Unit (CPU). The salient feature of the 
proposed scheme in comparison with the previous works is that 
it has the ability to protect both radial and meshed micro-grids 
against different types of faults. Furthermore, since the CPU is 
capable of updating its pickup values (upstream and 
downstream equivalent positive-sequence impedances of each 
line) after the first change in the micro-grid configuration (such 
as transferring from grid-connected to islanded mode and or 
disconnection of a line, bus, or DER either in grid-connected 
mode or in islanded mode), it can protect micro-grid against 
subsequent faults. In order to verify the effectiveness of the 
proposed scheme and the CPU, several simulations have been 
undertaken by using DIgSILENT PowerFactory and 
MATLAB software packages. 
1 Introduction 
The manifested merits of Distributed Energy Resources 
(DERs) in power systems have given rise to significant 
interests in microgrid development at regional levels. The 
generation of microgrid had a great influence on the protection 
of distribution network. The two-way flow characteristics 
makes it difficult to ensure the selectivity of the protection. The 
short circuit fault current is also drastically different between 
grid connected and islanded mode, which makes the 
conventional schemes unable to protect microgrids [1, 2]. The 
structure of a typical micro-grid is shown in Figure 1. 
 
The research of microgrid protection has been a hot topic in 
recent years. In a study by Oudalov and Fidigatti [3], an 
adaptive protection strategy was suggested, applying digital 
relaying and advanced communication technique. In the 
presented technique, the protection settings were updated 
periodically by means of Micro-Grid Central Controller 
(MGCC) in accordance with micro-grid operating modes. 
However, the proposed strategy necessitated updating or 
upgrading the protection devices which are presently applied 
in the distribution networks; moreover, fault calculations were 
relatively sophisticated for a micro-grid functioning in 
different modes. Dewadasa and his research group [4] 
proposed an additional methodology for inverter-based micro-
grids using an admittance relay with inverse time tripping 
characteristics. Despite the fact that the methodology had the 
ability to protect micro-grids either in grid-connected or in 
stand-alone mode, it was unable to protect micro-grids 
including rotating-based DERs. The further shortcoming of the 
strategy was that it was designed for only radial micro-grids. 
Tumilty et al. and Redfern and H. Al-Nasseri [5] put forward a 
new protection approach based upon voltage measurements to 
protect autonomous micro-grids against different kinds of 
faults. Nevertheless, the suggested approach did not take 
account of grid-connected operating mode and High-
Impedance Faults (HIFs). In a study by Sortomme et al. [2], a 
differential-based protection strategy was introduced which 
was able to protect micro-grids including radial or looped 
feeders in both modes of operation. However, the suggested 
strategy was only effective for the protection of lines and had 
not the ability to protect buses connected to DERs or loads. 
Nikkhajoei et al. [6] established an alternative protection 
method based upon symmetrical components. The authors 
applied zero- and negative- sequence currents to protect micro-
grids against asymmetrical faults. However, the suggested 
technique was ineffective in detection of three-phase faults. 
Subsequently, in a research by Zamani et al. [7] another 
protection strategy was devised using zero- and negative- 
sequence components which had the ability to protect micro-
grids against different kinds of faults; also, the proposed 
strategy did not require communication system. The main 
problem associated with the proposed method was that it was 
dependent on the micro-grid configuration, because the method 
had been designed for only radial micro-grids and was not 
capable of protecting micro-grids containing looped feeders; 
furthermore, due to the need for zero-sequence current in the 
proposed method, its implementation necessitated the 
application of a specific type of transformer (only grounded 
transformers) inside the micro-grid. This paper presents a 
micro-grid protection scheme based on positive-sequence 
component using PMUs and a CPU. The proposed scheme has 
the ability to protect both radial and looped micro-grids against 
different types of faults. Furthermore, since the CPU is capable 
of updating its pickup values (upstream and downstream 
equivalent positive-sequence impedances of each line) after the 
first change in the micro-grid configuration, it can protect 
micro-grid against subsequent faults.  
 
 
Figure 1: Structure of a typical micro-grid 
2 The proposed protection scheme 
This paper presents a protection scheme for micro-grids using 
PMUs and a CPU, thereby detecting different kinds of faults in 
both grid-connected and islanded modes of operation. In the 
proposed protection scheme, PMUs which are responsible for 
extracting voltage and current phasors (magnitudes and their 
respective phasor angles) based upon digital sampling of 
Alternating Current (AC) waveforms, are installed at both ends 
of each line of micro-grid. Subsequently, the information 
extracted by PMUs of each line is transferred to the CPU 
through a digital communication system. After a fault incident 
within the micro-grid, the information received by PMUs in the 
CPU is analyzed, and then the fault occurrence, location of 
fault, and faulted phases are recognized. Finally, depending on 
the fault type, proper tripping signals are issued to the relevant 
circuit breakers. 
2.1 Detection of fault incident 
In order to detect different types of faults, this paper presents a 
protection scheme based on symmetrical components 
approach. The approach, developed by C. L. Fortescue, is one 
of the most effective ones, applied to transform a three-phase 
unbalanced system into three sets of symmetrical balanced 
phasors, namely positive-, negative- and zero- sequence 
components. In case a fault strikes within a network, these 
symmetrical components are formed depending on the fault 
type. However, the positive-sequence is the only component 
which exists in all types of faults. For this reason, in this study, 
the positive-sequence component is employed to detect 
different kinds of faults. 
2.2 Detection of fault location 
As mentioned earlier, the majority of the proposed methods to 
date are strongly dependent on the micro-grid configuration. In 
order to possess an appropriate method having the ability to 
protect different micro-grids with different configurations, 
micro-grid feeders should be sectionalized in such a way that 
each section (micro-grids line or bus) is protected independent 
of other sections. To fulfill this, the upstream and downstream 
of each line are replaced with its upstream and downstream 
equivalent circuits, respectively.  Both of these equivalent 
circuits include a voltage source in series with impedance. 
Figure 2 indicates the upstream and downstream equivalent 
circuits of Line12 of Figure 1 during a fault. 
 
 
Figure 2: Upstream and downstream equivalent circuits of 
Line12 of Figure 1 during a fault 
 
During a fault occurrence in Line 12 of Figure 1, different 
symmetrical components are created depending on the fault 
type. By replacing the equivalent impedance of negative- and 
zero- sequence networks between terminals AB of positive-
sequence network for all types of faults, a general model for 
the analysis of different kinds of faults can be developed. The 
developed model is demonstrated in Figure 3, in which 
impedance ܼ௘௤ଶǡ଴ is the representative of negative- and zero- 
sequence networks. 
 
 
Figure 3: Developed general model for the analysis of different 
kinds of faults 
 
Depending on the fault type, the value of this impedance is 
different. Equation (1) expresses the value of impedance ܼ௘௤ଶǡ଴ 
for different types of faults: 
 
ܼ௘௤ଶǡ଴ǣ ۖەۖ۔
ۓ ܼ௘௤଴ ൅ ܼ௘௤ଶܼ௘௤ଶܼ௘௤଴ฮܼ௘௤ଶ�?                                                               
                                                                                               (1) 
where, ܼ௘௤଴ ൌ ሺܼ௎଴ ൅ ܼ௅௎଴ሻԡሺܼ஽଴ ൅ ܼ௅஽଴ሻ ܼ௘௤ଶ ൌ ሺܼ௎ଶ ൅ ܼ௅௎ଶሻԡሺܼ஽ଶ ൅ ܼ௅஽ଶሻ   
 
In the proposed protection scheme, after the detection of fault 
incident, the faulted section is recognized by the developed 
model of Figure 3 in such a way as to compare the value of 
upstream and downstream equivalent positive-sequence 
impedances, before and after the fault. In fact, when a fault 
occurs inside a line, impedance ܼ ௘௤ଶǡ଴ is created between points 
C and D. Therefore, the values of both upstream and 
downstream equivalent positive-sequence impedances after the 
fault ሺܼ௎ଵǡ ܼ஽ଵሻremain equal to the values of those impedances 
before the fault ൫ܼ௎ଵሺ௣௥௘ሻǡ ܼ஽ଵሺ௣௥௘ሻ൯, but in case a fault occurs 
at the upstream or downstream of a line, respectively, only the 
value of ܼ஽ଵ or only the value of ܼ௎ଵ remains constant after 
the fault.  
3 Structure of the Central Protection Unit 
(CPU) 
In order to implement the proposed protection scheme, a digital 
CPU has been designed. The schematic diagram of the CPU 
for the micro-grid shown in Figure 1 is demonstrated in Figure 
4. As can be seen in the figure, for the protection of each line 
and its adjacent buses, a specific Protection Module (PM) is 
dedicated. Each PM receives the voltage and current phasors 
from the installed PMUs at both ends of the respective line. If 
the fault occurs inside that line or its adjacent buses, the proper 
tripping signal commands are sent to the respective circuit 
breakers, and then the faulted section is isolated from the rest 
of the micro-grid. Each PM consists of two main parts, namely, 
fault incident detector and fault locator, which are described in 
detail in the following subsections: 
3.1 Fault incident detector 
As explained earlier, the positive-sequence component is the 
only component which exists in all types of faults. Therefore, 
in the proposed protection scheme, the component is used to 
detect different kinds of faults. When a fault occurs in a micro-
grid section (line or bus), the positive-sequence current 
magnitude of that section is drastically increased; hence, the 
fault occurrence can be detected by comparing the magnitude 
before and after the fault. In the CPU, this function is 
performed by fault incident detector. It should be noted that the 
settings of the fault incident detector should be such a way as 
to avoid the mal-operation of the PMs in case of a small change 
in the positive-sequence current magnitude. Moreover, since a 
fault in one section may increase the positive-sequence current 
magnitude of other sections, PMs related to non-faulted lines 
in the CPU may issue fault trip signals mistakenly. Hence, the 
deployment of an additional detector (Fault locator) is 
necessary. 
 
 
 
Figure 4: Schematic diagram of the CPU for the micro-grid 
shown  in Figure 1 
 
3.2 Fault locator 
As mentioned in Subsection 2.2, the faulted section is 
identified based on changes in the values of upstream and 
downstream equivalent positive-sequence impedances before 
and after the fault. In the CPU, this function is performed by 
fault locator. Prior to fault incident, the fault locator respective 
WR HDFK OLQH ILUVW FDOFXODWHV WKH YDOXHV RI 7KHYHQLQ¶V
Equivalent Positive-Sequence Impedances (TEPSIs) at both 
ends of that line, and then it deploys the values to determine 
the values of impedances ܼ௎ଵሺ௣௥௘ሻ and ܼ஽ଵሺ௣௥௘ሻ. Finally, the 
faulted section can be recognized by comparing the values of 
upstream and downstream equivalent positive-sequence 
impedances before ൫ܼ௎ଵሺ௣௥௘ሻǡ ܼ஽ଵሺ௣௥௘ሻ൯  and after ሺܼ௎ଵǡ ܼ஽ଵሻ 
the fault. 
 
In order to determine the TEPSI of each point within the micro-
grid, this paper introduces an online methodology by using 
three consecutive voltage and current measurements of PMUs 
at different time instants. Since any changes in the frequency 
of the micro-grid system will lead to slip between micro-grid 
frequency system and the PMU sampling frequency, phase 
angles of voltage and current for these three measurements will 
be different. Figure 5 illustrates the equivalent circuit diagram 
of the positive-sequence network for Line 12 (of Figure 1) prior 
to fault occurrence.  
 Figure 5: Equivalent circuit diagram of the positive- sequence 
network for Line 12 (of Figure 1) prior to fault occurrence 
 
%DVHG RQ 7KHYHQLQ¶V PRGHO WKH QRGH SRVLWLYH-sequence 
voltage equation is defined as: 
 ଵܸ ൌ ܧ௧ଵ െ ܼ௧ଵ �? ܫଵ                                                                 (2)                                                                                                                    
                      
According to Equation (2), the positive-sequence voltage 
equation for PMU13 terminals becomes: 
 ଵܸ௉ெ௎ଵଷ ൌ ܧ௧ଵ௉ெ௎ଵଷ െ ܼ௧ଵ௉ெ௎ଵଷ �? ܫଵ௉ெ௎ଵଷ                            (3)                                                             
 
Where, ܧ௧ଵ௉ெ௎ଵଷ 7KHYHQLQ¶V HTXLYDOHQW SRVLWLYH-sequence voltage 
source at PMU13 terminals ܼ௧ଵ௉ெ௎ଵଷ 7KHYHQLQ¶V HTXLYDOHQW SRVLWLYH-sequence 
impedance at PMU13 terminals 
 
Positive-sequence phasor diagrams of Equation (3) for two 
different measurements at PMU13 terminals are indicated in 
Figure 6. Since ܧ௧ଵ௉ெ௎ଵଷ LVWKH7KHYHQLQ¶VSRVLWLYH-sequence 
equivalent voltage source, its magnitude for both 
measurements are identical, but its angle in the IInd 
measurement is shifted by an angle equal to the phase drift. 
Referring to Figure 6, ܧ௧ଵ௉ெ௎ଵଷequation for the Ist 
measurement can be written as: 
 ܧ௧ଵ௉ெ௎ଵଷଶ ൌ ଵܸ௉ெ௎ଵଷ಺ଶ ൅ ܫଵ௉ெ௎ଵଷ಺ଶ �? ௧ܼଵ௉ெ௎ଵଷଶ ൅ �? ଵܸ௉ெ௎ଵଷ಺ �?ܫଵ௉ெ௎ଵଷ಺ �? ௧ܼଵ௉ெ௎ଵଷ �? ሺߠ ൅ ߮ூሻ                                           (4)            
                                                                                                                                                                
By expanding ሺߠ ൅ ߮ூሻ, Equation (4) can be expressed as 
follows: 
 ܧ௧ଵ௉ெ௎ଵଷଶ ൌ ଵܸ௉ெ௎ଵଷ಺ଶ ൅ ܫଵ௉ெ௎ଵଷ಺ଶ �? ௧ܼଵ௉ெ௎ଵଷଶ ൅ �? ଵܲ௉ெ௎ଵଷ಺ �?ܴ௧ଵ௉ெ௎ଵଷ െ �? ଵܳ௉ெ௎ଵଷ಺ �? ௧ܺଵ௉ெ௎ଵଷ                                           (5)                                                                                                                           
Where ܴ௧ଵ௉ெ௎ଵଷ and ܺ௧ଵ௉ெ௎ଵଷ denote the resistance and 
reactance oI WKH 7KHYHQLQ¶V HTXLYDOHQW SRVLWLYH-sequence 
impedance, as well as ଵܲ௉ெ௎ଵଷ಺and ܳଵ௉ெ௎ଵଷ಺, which 
respectively represent active and reactive powers flowing 
through Line 12. Likewise, the ܧ௧ଵ௉ெ௎ଵଷ equation for the IInd 
measurement can be written as: 
 ܧ௧ଵ௉ெ௎ଵଷଶ ൌ ଵܸ௉ெ௎ଵଷ಺಺ଶ ൅ ܫଵ௉ெ௎ଵଷ಺಺ଶ �? ௧ܼଵ௉ெ௎ଵଷଶ ൅ �? ଵܲ௉ெ௎ଵଷ಺಺ �?ܴ௧ଵ௉ெ௎ଵଷ െ �? ଵܳ௉ெ௎ଵଷ಺಺ �? ௧ܺଵ௉ெ௎ଵଷ                                        (6)   
                                                                                                                                      
By subtracting Equation (6) from Equation (5):  
 
ଵܸ௉ெ௎ଵଷ಺ଶ െ ଵܸ௉ெ௎ଵଷ಺಺ଶ ൅ ൫ܫଵ௉ெ௎ଵଷ಺ଶ െ ܫଵ௉ெ௎ଵଷ಺಺ଶ ൯ �? ௧ܼଵ௉ெ௎ଵଷଶ ൅�?൫ ଵܲ௉ெ௎ଵଷ಺ െ ଵܲ௉ெ௎ଵଷ಺಺൯ �? ௧ܴଵ௉ெ௎ଵଷ െ �?ሺ ଵܳ௉ெ௎ଵଷ಺ െܳଵ௉ெ௎ଵଷ಺಺ሻ �? ௧ܺଵ௉ெ௎ଵଷ ൌ �?                                                       (7)                  
                                                                                                                      
Equation (7) can be arranged as follows: 
 ൬ܴ௧ଵ௉ெ௎ଵଷ ൅ ௉భುಾೆభయ಺ି௉భುಾೆభయ಺಺ூభುಾೆభయ಺మ ିூభುಾೆభయ಺಺మ ൰ଶ ൅ ൬ܺ௧ଵ௉ெ௎ଵଷ െொభುಾೆభయ಺ିொభುಾೆభయ಺಺ூభುಾೆభయ಺మ ିூభುಾೆభయ಺಺మ ൰ଶ ൌ ௏భುಾೆభయ಺಺మ ି௏భುಾೆభయ಺మூభುಾೆభయ಺మ ିூభುಾೆభయ಺಺మ ൅൬௉భುಾೆభయ಺ି௉భುಾೆభయ಺಺ூభುಾೆభయ಺మ ିூభುಾೆభయ಺಺మ ൰ଶ ൅ ൬ொభುಾೆభయ಺ିொభುಾೆభయ಺಺ூభುಾೆభయ಺మ ିூభುಾೆభయ಺಺మ ൰ଶ                      (8)                  
                                         
This is the equation of a circle in the positive-sequence 
LPSHGDQFH SODQH ZKLFK LQGLFDWHV D ORFXV IRU WKH7KHYHQLQ¶V 
equivalent positive-sequence impedance seen from PMU13 
terminals. As it does not specify a certain value for ܼ௧ଵ௉ெ௎ଵଷ, 
a third measurement is required so that it is used with the first 
and second measurements to create two other circles for ܼ௧ଵ௉ெ௎ଵଷ. $FFRUGLQJ WR 7KHYHQLQ¶V WKHRUHP 7KHYHQLQ¶V
equivalent impedance for any two-terminal of the network is 
the impedance seen from those terminals when the sources are 
set to zero. Hence, ܼ௧ଵ௉ெ௎ଵଷ for PMU13 terminals of Figure 5 
is equivalent to ܼ௎ଵԡሺܼ௅ଵ ൅ ܼ஽ଵሻ. By setting this equal to the 
calculated ܼ௧ଵ௉ெ௎ଵଷ from the intersection point of the three 
circles: 
 ܼ௧ଵ௉ெ௎ଵଷ௖௔௟Ǥ ൌ ܼ௎ଵሺ௣௥௘ሻฮ൫ܼ௅ଵ ൅ ܼ஽ଵሺ௣௥௘ሻ൯                            (9)                  
 
By following the same procedure for PMU14 terminals of 
Figure 5: 
 ܼ௧ଵ௉ெ௎ଵସ௖௔௟Ǥ ൌ ܼ஽ଵሺ௣௥௘ሻฮ൫ܼ௅ଵ ൅ ܼ௎ଵሺ௣௥௘ሻ൯                            (10)                  
                            
By solving Equations (9) and (10), the values of ܼ௎ଵሺ௣௥௘ሻ and ܼ஽ଵሺ௣௥௘ሻ are obtained. Subsequently, the fault locator 
respective to each line compares the values of ܼ௎ଵሺ௣௥௘ሻ and ܼ஽ଵሺ௣௥௘ሻ with the values of ܼ௎ଵ and ܼ஽ଵafter the fault incident 
and identifies the faulted section.  
4 Simulation results 
The single-line diagram of the test micro-grid is illustrated in 
Figure 7. As can be seen in the figure, it is connected to the 
main grid by means of a 69 kV/24.9 kV Dyn transformer. It 
also includes two photovoltaic parks (640 kW) and one wind 
farm (504 kW) which are interfaced with the network through 
respective YNyn transformers. 
 
 Figure 6: Positive- sequence phasor diagrams for two different 
measurements at PMU13 terminals: (a) Ist measurement (b) IInd 
measurement 
 
To prove the efficacy of the CPU in the grid-connected and 
islanded operating modes, the performance of several PMs was 
simulated using DIgSILENT PowerFactory and MATLAB 
software packages, but due to space restriction and format 
requirements of this publication, only the simulation results of 
Line 203 Protection Module is included in this paper. 
According to the simulation results, the calculated values of 
upstream and downstream equivalent positive-sequence 
impedances (from the intersection of circles)
 
for Line 203 
before the fault incidents in both grid-connected and islanded 
operating modes are as follows:  
 ܼ௎ଵ௅ଶ଴ଷሺ௣௥௘ሻ௖௔௟Ǥ ǣ൜ �?Ǥ�?�?�?�?ሺȳሻ  െ �?�?Ǥ�?�?�?�?ሺȳሻ   ܼ஽ଵ௅ଶ଴ଷሺ௣௥௘ሻ௖௔௟Ǥ ǣ൜ �?Ǥ�?�?�?�?ሺȳሻ  െ �?�?Ǥ�?�?�?�?ሺȳሻ   
 
where, ܼ௎ଵ௅ଶ଴ଷሺ௣௥௘ሻ௖௔௟Ǥ= Upstream equivalent positive-sequence 
impedance of PMU203 (U) ܼ஽ଵ௅ଶ଴ଷሺ௣௥௘ሻ௖௔௟Ǥ= Downstream equivalent positive-sequence 
impedance of PMU203 (D) 
 
Tables 1 and 2 indicate the simulation results of Line203 
Protection Module during different kinds of faults at the 
midpoint of Lines 203 and 302 (F1 and F2 in Figure 7) in both 
grid-connected and islanded operating modes, respectively.  
As can be seen from the tables, the positive- sequence current 
magnitudes during different types of faults in islanded mode 
are drastically lower than those of grid-connected mode. It is 
GXHWRWKHIDFWWKDWWKH7KHYHQLQ¶VLPSHGDQFHYLHZHGIURPWKH
fault points (F1 and F2) in islanded operating mode is much 
higher than that in the grid-connected mode; therefore, 
traditional over-current strategies with a single setting group 
will not be able to provide a selective trip for all types of faults 
in both grid-connected and islanded modes of operation. Once 
fault F1 or F2 occurred either in grid-connected or islanded 
mode, Line 203 Protection Module calculates the values of  ܼ௎ଵ௅ଶ଴ଷ and ܼ஽ଵ௅ଶ଴ଷ and then compares them, respectively, 
with the values of ܼ௎ଵ௅ଶ଴ଷሺ௣௥௘ሻ೎ೌ೗Ǥ and ܼ஽ଵ௅ଶ଴ଷሺ௣௥௘ሻ೎ೌ೗Ǥ. 
According to Tables 1 and 2, since Fault F1 has occurred inside 
of Line 203, the values of  ܼ௎ଵ௅ଶ଴ଷ and ܼ஽ଵ௅ଶ଴ଷ are 
respectively equal to the values of ܼ௎ଵ௅ଶ଴ଷሺ௣௥௘ሻ೎ೌ೗Ǥ and ܼ஽ଵ௅ଶ଴ଷሺ௣௥௘ሻ೎ೌ೗Ǥ, whereas fault F2 has occurred at the 
downstream of Line 203 and therefore, only the value of ܼ௎ଵ௅ଶ଴ଷ is equal to the value of  ܼ௎ଵ௅ଶ଴ଷሺ௣௥௘ሻ೎ೌ೗Ǥ. 
 
 
Figure 7: Single-line diagram of the test micro-grid 
5 Conclusion 
This paper proposed a protection scheme based on positive-
sequence component for micro-grids. In spite of the majority 
of the developed protection strategies to date which are 
strongly dependent on the network architecture, the suggested 
scheme is capable of protecting different micro-grids with 
different configurations. In fact, the proposed scheme has the 
ability to protect either radial or meshed micro-grids against 
different types of faults. Moreover, Since the designed CPU is 
capable of updating their pickup values after the first change in 
the micro-grid configuration, it can protect micro-grid lines 
and buses against subsequent faults. 
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Table 1: The simulation results of Line 203 Protection Module during the grid-connected mode 
 
 
 
 
 
 
 
 
 
 
 
Table 2: The simulation results of Line 203 Protection Module during the islanded mode
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Fault Type   BCG ABC 
Fault Location F1 F2 F1 F2 F1 F2 F1 F2 
P
M
U
2
0
3
 (
U
) 
ห܄ሬԦ૚۾ۻ܃૛૙૜ሺ܃ሻหሺܓ܄ሻ 
11.5966 
2.7971 
319.6722 
930.9764 
3.2012 
3.2109 
11.6082 
2.7872 
325.9221 
930.5706 
3.3172 
3.3204 
11.9350 
2.4659 
281.8203 
782.8649 
3.2266 
3.2204 
10.7275 
3.6819 
489.6217 
1410.6070 
3.3023 
3.3186 
9.6348 
4.7554 
543.4804 
3.1912 
940.2354 
940.8970 
9.6623 
4.7308 
553.3164 
3.1866 
959.9520 
961.2623 
10.3793 
4.0319 
460.7938 
3.18577 
794.6089 
796.4964 
8.0940 
6.3265 
863.8151 
3.1499 
1488.0535 
1484.2312 
8.4334 
5.9731 
682.6478 
3.1100 
1001.0088 
1002.0910 
8.4671 
5.9364 
694.3239 
3.1760 
1021.8158 
1021.4874 
9.3542 
5.0408 
576.0980 
3.1634 
821.6507 
826.4506 
6.4597 
8.0298 
1118.3574 
3.0042 
1630.9718 
1687.0680 
5.5298 
8.8869 
1015.6570 
1023.2251 
1032.0562 
1014.3305 
5.5934 
8.8155 
1031.0646 
1032.2881 
1033.3917 
1028.5264 
7.0634 
7.3347 
838.2610 
840.8320 
847.7558 
836.2392 
2.4528 
11.9826 
1756.9881 
1750.8619 
1758.9912 
1753.9268 
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Fault Type   BCG ABC 
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ห܄ሬԦ૚۾ۻ܃૛૙૜ሺ܃ሻหሺܓ܄ሻ 
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3.5419 
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63.4076 
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